{"product_id":"systemverilog-for-design-and-verification-using-uvm-from-rtl-to-synthesis","title":"Systemverilog for Design and Verification Using Uvm: From Rtl to Synthesis","description":null,"brand":"Springer","offers":[{"title":"Default Title","offer_id":33010115903588,"sku":"9781461417576","price":160.95,"currency_code":"EUR","in_stock":true}],"url":"https:\/\/suomalainen-test.myshopify.com\/products\/systemverilog-for-design-and-verification-using-uvm-from-rtl-to-synthesis","provider":"Suomalainen Test","version":"1.0","type":"link"}